

Fig 1




Fig 2

Physical Layer 230




Fig 3




Fig 4

10045600-40704

Payload Size

500	501	502	503	504	505	506
Header	Block 1	Block 2	Block 3	Block 4	Block 5	Block 6

570

address 500a

520	521	522	523	524
Header	Block 1	Block 2	Block 3	Block 4

520

address 500a

531	532	533	534
Header	Block 5	Block 6	

address + 4

F. 45

T:1




Fig 6




Fig 7





Fig 8



sync + packet type

Fig 9A

BIT BUFFER	A8	A7	A6	A5	A4	A3	A2	A1	A0	B8	B7	B6	B5	B4	B3	B2	B1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0
BIT CONTENT	0	0	1	0	0	0	0	0	0	1	1	1	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0
"10" DETECTION	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/
"10" DETECTION	0	0	1	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0
RESULT																											
Symbol																											
STARTING POINTS																											

FIG.10

Fig 9B

910




Fig. 9C




Fig 10




Fig 11




Fig 12




Fig 13

Send Packet
w Preemption

1401
retrieve next
packet

1402
retrieve next
code of retrieved
packet

1403
all codes
retrieved

N 1404
transmit
retrieved
code

1405
Preempt

Y 1406
transmit
preempt
primitive

1405
select next
code

1408
all codes
already
selected

N 1409
transmit
retrieved
code

1410
transmit
continue
primitive

Fig 14

FIG. 14




Fig 15





Fig 16


TOTAL ORDER Data Store

Host



1701

Preserving Packet Order w/ Transaction



1702

No Packet or Transaction Ordering

Fig 17




Fig 18





Fig 19B



19C

8b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20

Block
Disparity
+4

Symbol
1

101010101

Alternate
Bit
Inversion

00000000

Symbol
2

001110110

Symbol
3

101010111

Symbol
4

110101010

Bit
Inversion

110001001 010101000 001010101

Fig 21A




Fig 21B




Fig 21C




Fig 22




Fig 23




Fig 24




Fig 25




Fig 26

40045605-40701




Fig 27




Fig 28




Fig 29

Multiport Memory Device





Fig 30



Input Queue 3201				Output Queue 3202			
Port	R/W	Address	Data	Valid	Port	Data	
3	R	1000		1	3	11...0	
4	W	4000	10...1	0			
3	W	1000	111...0	0			
3	R	2000		1	3	101...1	
					...		

Fig 32




Fig 33




Fig 34






Fig 35



F. 36


Line Driver 3700



Variable Driver

$$\begin{cases} RD^+ \wedge \overline{DataIn} = \text{pull down} \\ RD^- \wedge DataIn = \text{pull up} \end{cases}$$

Fig 37A



F₁ 37B




Fig 38A




Fig 38B





FIG. 40




Fig 40




Fig 41




Fig 42A




Fig 42B






Fig 42c





LD = 1, iHF = 1, iPTR = "000000100"

LD = 1, iHF = 0, iPTR = "001000000"

Fig 44




Fig 45




Fig 46




Fig 47A




Fig 47B





Fig 48B




Fig. 49A




Fig 49B